Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Design, Synthesis, and Test of Network on Chips
 
research article

Design, Synthesis, and Test of Network on Chips

Pande, Partha Pratim
•
De Micheli, Giovanni  
•
Grecu, Cristian
Show more
2005
IEEE Design & Test of Computers

For networks on chips to succeed as the next generation of on-chip interconnect, researchers must solve the major problems involved in designing, implementing, verifying, and testing them. This article surveys the latest NoC architectures, methods, and tools and shows what must happen to make NoCs part of a viable future.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

Pande_Design Synthesis_10.pdf

Access type

openaccess

Size

145.99 KB

Format

Adobe PDF

Checksum (MD5)

2515e2701625e3c586043f45d191e99f

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés