Loading...
research article
Tunable floating active inductor with internal offset reduction
2012
Presented is a transistor-level implementation of a floating and tunable CMOS active inductor. It is based on the classical gyrator-C topology and is enhanced by adding an internal offset reduction mechanism to guarantee functionality also for unbalanced DC conditions. The realised inductance can be programmed for values between 685 mu H and 12.4 mH and is designed to be implemented using standard CMOS technology. Its range of operation is from 250 to 750 kHz and the inductor consumption does not exceed 2 mW.
Type
research article
Web of Science ID
WOS:000306707700030
Authors
Publication date
2012
Published in
Volume
48
Start page
786
End page
788
Peer reviewed
REVIEWED
Written at
EPFL
Available on Infoscience
August 24, 2012
Use this identifier to reference this record