Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Experimental Validation of a PMU Prototype Resilient Against DC Offsets and with Attenuated Self-Interference
 
conference paper

Experimental Validation of a PMU Prototype Resilient Against DC Offsets and with Attenuated Self-Interference

García-Veloso, César  orcid-logo
•
Paolone, Mario  
•
Maza-Ortega, José
June 29, 2025
2025 IEEE Kiel PowerTech
2025 IEEE Kiel PowerTech

This paper presents the development of a PMU prototype based on a synchrophasor estimation (SE) technique previously developed by the authors, i.e. the DCSOGI-IpDFT. This SE algorithm is characterized by the rejection of static DC offsets and an inherent attenuation of the self-interference of the fundamental tone. The resulting device, deployed in an industrygrade platform, shows compliance with the most demanding requirements for both P an M PMU performance classes at once. This compliance is assessed using a comprehensive experimental validation testbed where all test conditions of the IEC/IEEE 60255-118-1-2018 standard, additionally superposed with a 10% static DC offset, are replicated by means of a state-of-theart PMU calibrator. Furthermore, it is experimentally proven the ability of the PMU to meet the standard requirements for harmonically distorted signals even when affected by multiple simultaneous harmonic tones on top of a DC offset and operating under off-nominal frequency conditions.

  • Files
  • Details
  • Metrics
Type
conference paper
DOI
https://doi.org/10.1109/PowerTech59965.2025.11180354
Author(s)
García-Veloso, César  orcid-logo

EPFL

Paolone, Mario  

EPFL

Maza-Ortega, José
Date Issued

2025-06-29

Publisher

IEEE

Published in
2025 IEEE Kiel PowerTech
ISBN of the book

979-8-3315-4397-6

Published in
2025 IEEE Kiel PowerTech
End page

7

Subjects

FPGA

•

IEC/IEEE Std 60255-118-1-2018

•

interpolated DFT (IpDFT)

•

PMU

•

second-order generalized integrator

•

DC offset rejection

•

experimental validation

Note

The project that gave rise to these results received the support of a fellowship from ”la Caixa” Foundation (ID 100010434). The fellowship code is LCF/BQ/DR20/11790026. The project also received the support of the Schweizerischer Nationalfonds (SNF, Swiss National Science Foundation) via the National Research Programme NRP 70 “Energy Turnaround” (project nr. 197060).

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
DESL  
Event nameEvent acronymEvent placeEvent date
2025 IEEE Kiel PowerTech

Kiel, Germany

2025-06-29 - 2025-07-03

FunderFunding(s)Grant NumberGrant URL

National Science Foundation

National Research Programme NRP 70 “Energy Turnaround”

197060

"La Caixa" Foundation ID 100010434

Doctoral INPhINIT fellowships

LCF/BQ/DR20/11790026

Available on Infoscience
October 13, 2025
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/254858
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés