Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Journal articles
  4. Tradeoffs in Design of Low-Power Gated-Oscillator CDR Circuits
 
Loading...
Thumbnail Image
research article

Tradeoffs in Design of Low-Power Gated-Oscillator CDR Circuits

Tajalli, Armin  
•
Muller, Paul  
•
Leblebici, Yusuf  
2007
Journal of Low-Power Electronics

This article describes some techniques for implementing low- power clock and data recovery (CDR) circuits based on gated- oscillator (GO) topology for short distance applications. Here, the main tradeoffs in design of a high performance and power-efficient GO CDR are studied and based on that a top-down design methodology is introduced such that the jitter tolerance (JTOL) and frequency tolerance (FTOL) requirements of the system are simultaneously satisfied. A test chip has been implemented in standard digital 0.18 μm CMOS while the proposed CDR circuit consumes only 10.5 mW and occupies 0.045 mm2 silicon area in 2.5 Gbps data bit rate. Measurement results show a good agreement to analyses proofs the capabilities of the proposed approach for implementing low-power GO CDRs.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

2007_JOLPE_GOCDR_Tajalli.pdf

Access type

openaccess

Size

752.9 KB

Format

Adobe PDF

Checksum (MD5)

ff94e77fb096965d94b8f042ca6a0c46

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés