Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Small-Signal Approach for Precise Evaluation of Gate Losses in Soft-Switched Wide-Band-Gap Transistors
 
conference paper

Small-Signal Approach for Precise Evaluation of Gate Losses in Soft-Switched Wide-Band-Gap Transistors

Jafari, Armin  
•
Nikoo, Mohammad Samizadeh
•
Perera, Nirmana
Show more
November 30, 2020
2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL)
2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL)

High-frequency switching is favorable for fast transient response, small size of passive components and superior power density, especially in soft-switching topologies. At high frequencies, power dissipation due to consecutive charging/discharging of gate capacitance is considerably large. As presented in this work, the actual gate charge of a transistor can be very different from the typical values reported in manufacturer datasheet, which leads to errors in estimation and modeling of gate loss based on datasheets. Furthermore, the reported QG values in datasheets correspond to a hard-switching test condition, and are not a good representative of the losses in soft-switched transistors. Here, we propose a simple method to precisely evaluate gate loss in soft-switched transistors for high-frequency applications. A small-signal input-capacitance measurement is used to derive gate loss in two commercial Gallium-Nitride (GaN) transistors. The estimated losses are then verified by results from accurate thermal modeling based on a matrix of temperatures, when the transistors are driven up to 30 MHz. The results are of great significance to the modeling and accurate measurement of gate losses at high frequencies. It is instrumental to a proper cooling design to avoid device and gate driver thermal runaway and failure. Also, the more accurate gate capacitance measurement enables an accurate dead time adjustment to achieve synchronized turn ON between various transistors in soft-switching topologies.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

Armin Jafari COMPEL2020 Gate Loss Evaluation Method.pdf

Type

Preprint

Version

Submitted version (Preprint)

Access type

openaccess

License Condition

Copyright

Size

11.24 MB

Format

Adobe PDF

Checksum (MD5)

d39b5cbc5e5b0e3854e473e7e0f6ed77

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés