Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG- MOSFET) with a metal-over-gate architecture
 
conference paper

Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG- MOSFET) with a metal-over-gate architecture

Ionescu, A. M.  
•
Pott, V.  
•
Fritschi, R.  
Show more
2002
Proceedings of the International Symposium on Quality Electronic Design
3rd International Symposium on Quality Electronic Design

A novel MEMS device architecture: the SOI SG-MOSFET, which combines a solid- state MOS transistor and a suspended metal membrane in a unique metal-over- gate architecture, is proposed. A unified physical analytical model (weak, moderate and strong inversions) is developed and used to investigate main electrostatic characteristics in order to provide first-order design criteria for low-voltage operation and high-performance. It is demonstrated that the use of a thin gate oxide (<20 nm) is essential for a high C_on/C_off (>100) and a low spring constant (<100 N/m) is needed for low voltage (<5 V) actuation. An adapted fabrication process is reported.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

2002_ISQED_SGMOSFET.pdf

Access type

restricted

Size

1.26 MB

Format

Adobe PDF

Checksum (MD5)

3677ce8f0fe855aedd14286f560b7e63

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés