Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Reverse Vgs Static CMOS (RVGS-SCMOS); A New Technique for Dynamically Compensating the Process Variations in Sub-threshold Designs
 
conference paper

Reverse Vgs Static CMOS (RVGS-SCMOS); A New Technique for Dynamically Compensating the Process Variations in Sub-threshold Designs

Kheradmand-Boroujeni, B.
•
Piguet, C.
•
Leblebici, Y.  
2008
Proceedings of 18th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)
18th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)
  • Details
  • Metrics
Type
conference paper
Author(s)
Kheradmand-Boroujeni, B.
Piguet, C.
Leblebici, Y.  
Date Issued

2008

Published in
Proceedings of 18th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)
Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LSM  
Event nameEvent placeEvent date
18th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)

Lisbon, Portugal

September 10-12

Available on Infoscience
November 10, 2008
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/30844
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés