Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Convex combination initialization method for kohonen neural network implemented in the CMOS technology
 
conference paper

Convex combination initialization method for kohonen neural network implemented in the CMOS technology

Dlugosz, Rafal Tomasz  
•
Talaśka, Tomasz
•
Farine, Pierre-André  
Show more
2012
Proceedings of the 19th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), 2012
19th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), 2012

The paper presents a new CMOS implementation of the initialization mechanism for Kohonen self-organizing neural networks. A proper selection of initial values of the weights of the neurons exhibits a significant impact on the quality of the learning process. A straightforward realization of the initialization block in software is simple, but in hardware it requires providing the programming signal to all weights of each neuron. This makes the layout of the chip very complex, especially in case of large networks. This paper presents a new approach, in which to program particular neuron weights we use the same lines that are used by the adaptation block. This proposal is the first known transistor level implementation of the Convex Combination Method (CCM) that so far was implemented only in software.

  • Details
  • Metrics
Type
conference paper
Author(s)
Dlugosz, Rafal Tomasz  
Talaśka, Tomasz
Farine, Pierre-André  
Pedrycz, Witold
Date Issued

2012

Published in
Proceedings of the 19th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), 2012
ISBN of the book

978-1-4577-2092-5

Start page

227

End page

230

Subjects

ASIC

•

CMOS implementation

•

Kohonen neural network

•

initialization mechanism

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
ESPLAB  
Event nameEvent placeEvent date
19th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), 2012

Warsaw, Poland

May 24-26, 2012

Available on Infoscience
February 25, 2013
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/89120
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés