Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Cofactorization on Graphics Processing Units
 
conference paper

Cofactorization on Graphics Processing Units

Miele, Andrea  
•
Bos, Joppe W.
•
Kleinjung, Thorsten  
Show more
Batina, L
•
Robshaw, M
2014
Cryptographic Hardware And Embedded Systems - CHES 2014
16th International Workshop on Cryptographic Hardware and Embedded Systems (CHES)', u'16th International Workshop on Cryptographic Hardware and Embedded Systems (CHES)

We show how the cofactorization step, a compute-intensive part of the relation collection phase of the number field sieve (NFS), can be farmed out to a graphics processing unit. Our implementation on a GTX 580 GPU, which is integrated with a state-of-the-art NFS implementation, can serve as a cryptanalytic co-processor for several Intel i7-3770K quad-core CPUs simultaneously. This allows those processors to focus on the memory-intensive sieving and results in more useful NFS-relations found in less time.

  • Files
  • Details
  • Metrics
Loading...
Thumbnail Image
Name

397.pdf

Type

Postprint

Version

Accepted version

Access type

openaccess

Size

391.91 KB

Format

Adobe PDF

Checksum (MD5)

546155045b4ec2beba892abd75bdc70c

Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés