Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. 22.6 A fully integrated counter-flow energy reservoir for 70%-efficient peak-power delivery in ultra-low-power systems
 
conference paper

22.6 A fully integrated counter-flow energy reservoir for 70%-efficient peak-power delivery in ultra-low-power systems

Wu, Xiao
•
Choo, Kyojin  
•
Shi, Yao
Show more
2016
2017 IEEE International Solid-State Circuits Conference proceedings
IEEE International Solid-State Circuits Conference (ISSCC)

Recent advances in circuits have enabled significant reduction in the size of wireless systems such as implantable biomedical devices. As a consequence, the battery integrated in these systems has also shrunk, resulting in high internal resistances (~10kΩ). However, the peak-current requirement of power-hungry components such as radios remains in the mW range, and hence cannot be directly supplied from the battery. Therefore, duty-cycled architectures such as pulsed-based radios have been proposed that transmit a short burst (~1μs) of high power (~10mW) supplied by an internal energy storage capacitor [1-3]. The capacitor is then recharged using a current limiter to protect the battery from excessive droop. This paradigm raises two challenges: 1) to supply sufficient energy, very large capacitance (>50nF) is often needed (200mV droop, for 10mW and 5μs), leading to large die area or bulky off-chip discrete components; 2) only a small fraction (~5%) of energy stored in the capacitor is actually delivered to the high power components since the capacitor can only be discharged by a few 100s of mV while maintaining proper circuit operation (Fig. 22.6.1).

  • Details
  • Metrics
Type
conference paper
DOI
10.1109/ISSCC.2017.7870420
Author(s)
Wu, Xiao
Choo, Kyojin  
Shi, Yao
Chuo, Li-Xuan
Sylvester, Dennis
Blaauw, David
Date Issued

2016

Publisher

IEEE

Published in
2017 IEEE International Solid-State Circuits Conference proceedings
Start page

380

End page

381

Editorial or Peer reviewed

REVIEWED

Written at

OTHER

EPFL units
MSIC-LAB  
Event nameEvent placeEvent date
IEEE International Solid-State Circuits Conference (ISSCC)

San Francisco, CA, USA

5-9 Feb. 2017

Available on Infoscience
April 1, 2022
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/186820
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés