Repository logo

Infoscience

  • English
  • French
Log In
Logo EPFL, École polytechnique fédérale de Lausanne

Infoscience

  • English
  • French
Log In
  1. Home
  2. Academic and Research Output
  3. Conferences, Workshops, Symposiums, and Seminars
  4. Invited Tutorial Dynamatic: From C/C plus plus to Dynamically Scheduled Circuits
 
conference paper

Invited Tutorial Dynamatic: From C/C plus plus to Dynamically Scheduled Circuits

Josipovic, Lana  
•
Guerrieri, Andrea  
•
Ienne, Paolo  
January 1, 2020
2020 Acm/Sigda International Symposium On Field-Programmable Gate Arrays (Fpga '20)
ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)

High-level synthesis tools, both commercial and academic, typically rely on static scheduling to produce high-throughput pipelines. However, in applications with unpredictable memory accesses or irregular control flow, these tools need to make pessimistic scheduling assumptions. In contrast, dataflow circuits implement dynamically scheduled circuits, in which components communicate locally using a handshake mechanism and exchange data as soon as all conditions for a transaction are satisfied. Due to their ability to adapt the schedule at runtime, dataflow circuits are suitable for handling irregular and control-dominated code. This paper describes Dynamatic, an open-source HLS framework which generates synchronous dataflow circuits out of C/C++ code. The purpose of this paper is to give an introductory overview of Dynamatic and demonstrate some of its use cases, in order to enable others to use the tool and participate in its development.

  • Details
  • Metrics
Type
conference paper
DOI
10.1145/3373087.3375391
Web of Science ID

WOS:000693956500001

Author(s)
Josipovic, Lana  
Guerrieri, Andrea  
Ienne, Paolo  
Date Issued

2020-01-01

Publisher

ASSOC COMPUTING MACHINERY

Publisher place

New York

Published in
2020 Acm/Sigda International Symposium On Field-Programmable Gate Arrays (Fpga '20)
ISBN of the book

978-1-4503-7099-8

Start page

1

End page

10

Editorial or Peer reviewed

REVIEWED

Written at

EPFL

EPFL units
LAP  
Event nameEvent placeEvent date
ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)

Seaside, CA

Feb 23-25, 2020

Available on Infoscience
September 25, 2021
Use this identifier to reference this record
https://infoscience.epfl.ch/handle/20.500.14299/181612
Logo EPFL, École polytechnique fédérale de Lausanne
  • Contact
  • infoscience@epfl.ch

  • Follow us on Facebook
  • Follow us on Instagram
  • Follow us on LinkedIn
  • Follow us on X
  • Follow us on Youtube
AccessibilityLegal noticePrivacy policyCookie settingsEnd User AgreementGet helpFeedback

Infoscience is a service managed and provided by the Library and IT Services of EPFL. © EPFL, tous droits réservés