The present invention relates to a reconfigurable logic circuit comprising - a first, second and third switching circuit arranged for receiving a first input bit, a second input bit and a third input bit, respectively, and each arranged for being configured in a mode wherein the corresponding input bit is passed on or in a mode wherein a fixed logical zero or one is passed on, - a first exclusive OR logic block operable on the outputs of said first, second and third switching circuit and arranged to output a sum bit, - a fourth, fifth and sixth switching circuit arranged for receiving a fourth input bit, a fifth input bit and a sixth input bit and arranged for being configured in a mode wherein the corresponding input bit is passed on or in a mode wherein a fixed logical zero or one is passed on, - a first, second and third AND logic block, each arranged for receiving a different pair of the outputs of said fourth, fifth and sixth switching circuit, - a second exclusive OR logic block operable on the outputs of said first, second and third AND logic block and arranged to produce a carry output bit.